

FIG. 1B




FIG. 1A






FIG. 1C




2 / 14

FIG. 2




3 / 14

FIG. 3



4 / 14

FIG. 4



5 / 14

FIG. 5





FIG. 6



7 / 14

FIG. 7A




FIG. 7B





FIG. 8



The diagram illustrates a Montgomery arithmetic circuit 200. It is composed of several key components:

- DES ARITHMETIC OPERATION CIRCUIT 210:** This central block contains a 32-BIT input section with a MUX0, a 64-BIT input section with a MUX0, and a 64-BIT output section with a MUX. It includes a function $F(t)$ and a function $W[s]$.
- MONTGOMERY ARITHMETIC CIRCUIT 230:** This block receives inputs from the DES circuit and the ROM, and produces a 64-BIT output. It includes a MUX, an ADDER, and a ROM 220.
- ROM 220:** A Read-Only Memory unit that provides data to the Montgomery arithmetic circuit.
- Control and Data Flow:** The circuit is controlled by a MUX2 and a MUX4. Data flows from the 32-bit and 64-bit inputs through the MUX0s into the DES circuit, which then feeds into the Montgomery circuit. The Montgomery circuit also receives data from the ROM and outputs a 64-bit result.

10 / 14

FIG. 10





FIG. 11



12 / 14

FIG. 12A




FIG. 12B




FIG. 12C





FIG. 12D



13 / 14

FIG. 13A




FIG. 13B



FIG. 13C





FIG. 13D



14 / 14

